Aus Chaos Computer Club Chemnitz
|
|
| (19 dazwischenliegende Versionen desselben Benutzers werden nicht angezeigt) |
| Zeile 1: |
Zeile 1: |
| <!-- schreibe Artikeltitel als txt.file anstatt mit großen t am Anfang -->{{DISPLAYTITLE:{{lcfirst:{{PAGENAME}}}}}} | | <!-- schreibe Artikeltitel als txt.file anstatt mit großen t am Anfang -->{{DISPLAYTITLE:{{lcfirst:{{PAGENAME}}}}}} |
| == Contact ==
| | Fühlt sich dem Chaostreff Chemnitz nicht zugehörig. |
| ask around how to contact me
| |
| | |
| == Hardware ==
| |
| * IP-KVM Switch + Power-Switch
| |
| * …
| |
| | |
| === ARM ===
| |
| * CubieBoard ([https://linux-sunxi.org/Linux_mainlining_effort#Status_Matrix Allwinner A10])
| |
| * Cubietruck
| |
| * BeagleBone Green (OMAP / TI335x)
| |
| * olinuxino LIME2
| |
| * Pine64 ([https://linux-sunxi.org/Linux_mainlining_effort#Status_Matrix Allwinner A64]) [http://linux-sunxi.org/A64#GPL_Violations GPL violations]
| |
| | |
| === MIPS ===
| |
| * VoCore2
| |
| | |
| === PowerPC ===
| |
| * [[Projekte/PowerMac G4]]
| |
| * PowerMac G5 (Dual-Socket Dual-Core)
| |
| | |
| === Sparc ===
| |
| According to [https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures#Instruction_sets Wikipedia] one of the few royalty free and open CPU ISA. The other listed are [https://en.wikipedia.org/wiki/LatticeMico32 LatticeMico32], [https://en.wikipedia.org/wiki/MMIX MMIX], [https://en.wikipedia.org/wiki/OpenRISC OpenRISC] and [https://en.wikipedia.org/wiki/RISC-V RISC-V]. According to [http://j-core.org/ j-core] the patents for [https://en.wikipedia.org/wiki/SuperH Hitachi SuperH] are expiring currently.
| |
| * SparcStation5 (sparc (32bit))
| |
| * Netra T1 (sparc64)
| |
| * SunFire V440 (sparc64)
| |
| | |
| === x86 ===
| |
| * Asus EeePC
| |
| * PC Engines ALIX 1D, ALIX 6B, WRAP 2E
| |
| * [[Microsoft Surface Pro]]
| |
| * [[Thintune]]
| |
Aktuelle Version vom 3. Februar 2025, 12:33 Uhr
Fühlt sich dem Chaostreff Chemnitz nicht zugehörig.
